Abstract-An 800 nm CdSeTe layer was added to the CdTe absorber used in high-efficiency CdTe cells to increase the current and produce an increase in efficiency. The CdSeTe layer employed had a band-gap near 1.41 eV, compared with 1.5 eV for CdTe. This lower band-gap enabled a current density increase from approximately 26 to over 28 mA/cm
Polycrystalline CdSeTe/CdTe Absorber Cells With 28 mA/cm 2 
Short-Circuit Current
Improving the efficiency of photovoltaics without substantially increasing the manufacturing cost is key to further reductions in the cost/Wp of photovoltaic modules for commercial applications. One way of increasing the efficiency of thin-film photovoltaic devices is to improve the short-circuit current density. This can be achieved in several ways including the use of more transparent window-layers, antireflection coatings, and a more transparent glass/ transparent conducting oxide (TCO) substrate. The authors have previously demonstrated 18.7% efficiency for polycrystalline thin-film CdTe devices using higher deposition temperatures, a Te layer in the back contact, and the use of an antireflection coating [6] , [7] . This study demonstrates the use of a CdSeTe/CdTe absorber structure to further improve short-circuit current for II-VI photovoltaic devices.
Lowering the band-gap of the absorber material can increase the photon fraction above the band-gap of the material leading to improved short-circuit current. Band-gap grading of absorber layer to achieve higher efficiency has been reported by First Solar Inc. [3] Previous studies using these alloys for this purpose [8] , [9] have also shown promise for the use of CdSeTe in PV cells. This study demonstrates the results of using a CdSe 1−x Te x /CdTe absorber structure to improve the shortcircuit current and improve the conversion efficiency.
II. EXPERIMENTAL DETAILS
The cells used in the study were deposited on NSG TEC 10 soda lime glass coated with fluorine-doped tin oxide (FTO), a TCO. A Mg x Zn 1−x O buffer layer instead of the more common CdS was deposited using RF sputter deposition. CdSeTe films were sublimated using an optimized deposition process followed by sublimation of the CdTe layer. The CdSe x Te 1−x (CdSeTe) and CdTe depositions were followed by CdCl 2 passivation, performed in-line without breaking vacuum [10] . The substrate was heated to about 540°C before starting the sublimation of CdSeTe. The temperature of the substrate was measured in situ using a pyrometer located outside the preheating station.
The CdSeTe vapor source was heated to 575°C and CdSeTe films of 800 nm thickness were deposited. The CdSeTe composition used for this study had a molar fraction of 20% CdSe in the source material. The band-gap of the as-deposited film was measured to be 1.41 eV using transmission measurements and a Tauc Plot. After deposition of CdSeTe, the sample was moved to the CdTe sublimation vapor source and a film ∼3.4 μm thick was deposited. The CdTe sublimation source temperature was 2156-3381 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. maintained at 555°C. The CdCl 2 treatment is known to promote the grain growth in CdTe films [11] - [14] . An aggressive CdCl 2 passivation treatment was performed for CdSeTe/CdTe films to promote interdiffusion between these layers and avoid an abrupt interface. In addition to this, the CdCl 2 treatment is also known to passivate the grain boundaries and this leads to higher device performance [15] . For CdCl 2 passivation treatment, after deposition of CdSeTe and CdTe layers, the substrate was transferred to the CdCl 2 treatment station without breaking vacuum. The CdCl 2 deposition source was maintained at 450°C, while the substrate heater for this source was maintained at 425°C. The passivation treatment was performed for 600 s. This temperature gradient was maintained to ensure a thin film of CdCl 2 was deposited on the substrate. During earlier experiments, less aggressive CdCl 2 treatment was performed, where the CdCl 2 source temperature was maintained at 440°C and substrate heater at 385°C for 180 s followed by 180 s of annealing the CdCl 2 treated film at 400°C. These films did not show efficient Se grading in the absorber film when characterized using cross-section transmission electron microscopy (TEM) and energy dispersive X-ray spectroscopy (EDS) and the performance did not show substantial improvement. After the CdCl 2 treatment, the film was allowed to cool under vacuum for 180 s and it was then removed from the deposition chamber. After removing the film from the deposition chamber, the films were rinsed with deionized water to remove residual CdCl 2 from the surface and dried using ultrahigh purity N 2 gas. Thereafter, the films were heated to ∼140°C, and CuCl was deposited on the film surface for 110 s [16] . The CuCl deposition source was maintained at 200°C, while the substrate heater for the CuCl station was maintained at 170°C. This was followed by 220 s of annealing at 220°C in vacuum to form a Cu doped back contact. A 20-nm Te film was evaporated to improve the back-contact [17] . Carbon and nickel paint in a polymer binder were then sprayed on these films to complete the back electrode. Fig. 1 shows a schematic of the full device structure. The individual cells were delineated using a mask and bead blasting using plastic medium to fabricate 16 small scale devices on the substrate. The devices each had an area of ∼1 cm 2 . The area of the aperture after masking the best performing device was measured to be 0.777 cm 2 .
III. PERFORMANCE Fig. 2 shows the current-density versus voltage comparison with high-efficiency devices with a CdTe absorber, with and without an antireflection (AR) coating, earlier demonstrated by the authors. These high-efficiency CdTe devices are compared with the device with the CdSeTe/CdTe absorber described in Section II. Table I shows the performance parameters of these three devices. The device with 19.1% efficiency using polycrystalline CdTe material is demonstrated. This device was not externally certified, however, the measurement system at Colorado State University was calibrated using a device certified at National Renewable Energy Laboratory prior to the measurement of this device.
With the addition of the Se alloy at the front of the device, a higher J SC is achieved. This is due to the formation of a lower band-gap absorber layer at the front interface leading to higher absorption. The band-gap measured for this ∼800 nm CdSeTe layer was 1.41 eV before device completion. A current density of 28.4 mA/cm 2 was measured for this cell. This was over 1 mA/cm 2 higher than the current density measured for the high-efficiency CdTe device with anti-reflection coating.
The external quantum efficiency (EQE) of the CdSeTe/CdTe and the earlier high-efficiency CdTe devices without antireflection coating (see Fig. 3 ) was essentially identical below 700 nm, and after correction for reflection and substrate absorp- tion, the internal quantum efficiency in both cases was very close to unity. Above 700 nm, there appeared to be two differences between the CdTe device without antireflection coating and the CdSeTe/CdTe. The EQE of the CdTe-only absorber showed a slight decrease below the band-gap cutoff, presumably due to reduced collection caused by higher recombination. Above 700 nm, the response in CdSeTe/CdTe device was seen to be substantially higher.
The second difference above the CdTe cutoff was the substantial response between 850 and 900 nm, which clearly showed a current contribution from the CdSeTe layer and was consistent with its 0.1 eV reduction in band-gap. The slant in that part of the curve followed directly from absorption of approximately half of the longer wavelength photons in the CdSeTe layer. The CdTe device with an antireflection coating demonstrated increased response between 400 and 850 nm that resulted in higher J SC (27.1 mA/cm 2 ) for this device. However, this improvement was still lower than the device with the CdSeTe/CdTe absorber. This suggests a large portion of the higher wavelength light was effectively utilized with the use of lower band-gap CdSeTe. It is clear that including an antireflection coating with the CdSeTe/CdTe absorber would lead to further improvement in short-circuit current.
Time-resolved photoluminescence (TRPL) measurements were performed for the high-efficiency device with CdSeTe/ CdTe absorber and compared with a high-efficiency CdTe-only device. About four times higher carrier lifetime of 22 ns was measured for the devices with CdSeTe/CdTe absorber as compared with CdTe-only absorber that demonstrated a carrier lifetime of 5.5 ns. Carrier lifetime as high as ∼39 ns have been measured in similar devices with the CdSeTe/CdTe absorbers in this study. The cause of this improvement in carrier lifetime is attributed to the improved quality of the front interface between MgZnO and CdSeTe. The presence of lower band-gap CdSeTe adjacent to high band-gap MgZnO appears to produce a better band-alignment to provide higher carrier lifetimes. In addition, the presence of a higher band-gap CdTe at the back of the CdSeTe may be producing an effect similar to electron reflector [7] , [18] - [20] , which would be partially responsible for the improvement in carrier lifetime. The suggested electron reflection-like behavior of CdTe for CdSeTe requires further verification.
IV. MATERIALS CHARACTERIZATION
In-depth microstructure characterization of the CdTe film was carried out using TEM and high-resolution transmission electron microscopy (HRTEM). TEM samples were prepared using focused ion beam milling using dual beam FEI Nova 600 Nanolab. A standard in situ lift out method was used to prepare the cross-sectional sample through the film stack into the glass substrate. A platinum overlay was deposited on the top of the film to define the area of interest on the surface of the sample, homogenize the final thinning of the samples, and to avoid damage to the CdTe film surface from the ion beam. STEM bright-field images and HRTEM images were collected using an FEI Tecnai F20 (S)TEM operating at 200 kV. Cross-sectional (S)TEM images and corresponding EDS maps revealed the grain-structure and elemental distribution for these devices. The (S)TEM image showed large CdTe grain. No stacking faults were present in the CdSeTe/CdTe absorber layer, although twin boundaries are visible. The coverage of CdSeTe/CdTe appears to be conformal over the MgZnO buffer layer and no voids or unusual defects were observed in the growth of the absorber layer. A 100 nm thick MgZnO buffer layer was deposited on the substrate prior to deposition of the CdSeTe layer. This MgZnO layer appeared to be preserved through the fabrication process and no diffusion of Mg, Zn, and O into the absorber was detected within the limits of EDS. There appeared to be an abrupt interface between MgZnO and CdSeTe layer further reinforcing the observation that diffusion between these layers is negligible.
It has been previously reported that the presence of grain boundaries that are perpendicular to the path of charges has a detrimental effect on device performance [6] , [14] . Similarly, large grains in the absorber which grow along the thickness of the absorber correlate with better device performance. Improvement in device performance from devices with microstructure with large grains and fewer grain boundaries is associated with substantial improvement in the fill-factor. This behavior was also observed with these CdSeTe/CdTe devices. TEM cross-sectional analysis revealed large grains covering most of the thickness of the film. These devices demonstrated a fill-factor over 79%. However, few grain boundaries that were formed perpendicular to the direction of charge conduction are observed. Reducing the area of these grain boundaries may result in higher fill-factor and better device performance.
The EDS elemental maps (see Fig. 5 ) showed that Cd and Te were retained in the absorber film. The Se concentration at the glass side of the film appears to be high up to a thickness of ∼800 nm and it diffused to about 1 μm into the CdTe. The EDS elemental maps also showed Cl clearly decorating the CdSeTe/CdTe absorber grain boundaries and the CdSeTe/MgZnO interface. It had been demonstrated that Cl at the grain boundaries in CdTe films plays an important role in electronic performance of the devices in [15] . This appeared to hold true also for CdSeTe/CdTe devices. There appeared to be Cl present in some of the MgZnO grain boundaries but no presence of Cl was detected at the interface of MgZnO and SnO:F (TCO). In addition, the TEM images and the EDS maps did not show Se being confined to grains closer to CdSeTe/MgZnO interface and the Se was found to be present in grains that were graded from CdSeTe to CdTe. This suggested the growth of CdTe was epitaxial over CdSeTe that further helped in avoiding formation of an abrupt interface between CdSeTe and CdTe.
The EDS line scans along the thickness of the absorber were performed and shown in Fig. 6 . The region of the TEM cross section where the line scan was performed is defined in the image. The EDS line scan confirms the observation from the EDS elemental map that there was no substantial interdiffusion between the MgZnO and CdSeTe layers. However, it confirms the higher concentration of Se in the first ∼800 nm of the absorber and its gradual diffusion into the CdTe layer over next 1.5-2 μm. This helped the formation of a graded interface between the CdSeTe and CdTe layers which was believed to be advantageous for the photovoltaic device performance. The apparent increase in Cd and decrease in Te concentration in about 500 nm near the back surface was not intentional and was understood to be a measurement artifact. The sharp increase in Te and drop in Cd concentration at surface of the absorber film is caused due to deposition of a thin Te film to improve the back contact.
V. DISCUSSION
The EQE indicated an improved absorption of light at higher wavelengths. However, the effective band-gap of this material from EQE was still measured to be ∼1.45 eV. Lowering the band-gap further to achieve higher short-circuit current density while maintaining higher voltage as well as fill-factor would be the logical next steps to achieve higher conversion efficiency. EQE comparisons show that improving absorption between 700 and 900 nm wavelengths using lower band-gap CdSeTe has a greater impact on short-circuit current generation than increasing absorption between 400 and 850 nm using an antireflection coating.
The elemental maps suggest that the process of grading the absorber material with Se was successful. Better grading of the absorber may be achieved by further optimization of CdCl 2 passivation treatment that may prove to be advantageous for device performance. Higher fill-factors may be achieved using a more optimized CdCl 2 passivation treatment that would lead to the growth of larger grains in the absorber. This may lead to a higher fill-factor and thus higher conversion efficiency.
The open-circuit voltage in the lower effective band-gap cells has been maintained compared with the earlier high-efficiency CdTe devices. No improvement in open-circuit voltage has been observed. However, the TRPL results in this study have shown that the carrier lifetime has improved by a factor of 4. This provides a basis to improve the open-circuit voltage of the devices. Passivation of the front interface as well as reducing the backsurface recombination for such devices with a CdSeTe/CdTe absorber may be necessary to achieve higher open-circuit voltage.
VI. CONCLUSION
The device performance demonstrated here is the highest efficiency CdTe-based photovoltaic device demonstrated by any university or national lab. Improvement in the short-circuit cur-rent density of photovoltaic devices by using CdSeTe has been successfully demonstrated. Further refinement of the process is necessary to exploit the full potential of using Se in the absorber material. Longer time and higher temperature CdCl 2 passivation treatments lead to the diffusion of Se into the CdTe film. However, this does not affect the MgZnO buffer layer and the interfaces remain intact. EQE measurements show that the improvement in short-circuit current is due to significant light absorption below the CdTe band-gap. From a comparison of the EQE, it is evident that adding an antireflection coating to the device reported here would lead to devices with short-circuit current greater than 29 mA/cm 2 . This along with improved fillfactor using more optimized CdCl 2 passivation treatment may be necessary to achieve device efficiencies in excess of 20%. High carrier lifetime measured using TRPL provide a basis for improving the open-circuit voltage that has been a major deficit with CdTe-based photovoltaics. The CdSeTe material used for fabrication of these devices contained 20% CdSe, however, from EDS line scan it can be observed that a much lower concentration (i.e., ∼8 At%Se or ∼16 At% CdSe) is incorporated in the film. CdSeTe material with much higher Se composition may be necessary to achieve higher absorption as well as further improve carrier lifetime.
